

FIG. 1

PHASE	CODE	BLOCK PAYLOAD
0	I ₀	i ₀ , i ₀ , i ₀ , i ₀
1	I ₁	i ₀ , i ₀ , i ₀ , i ₁
2	I ₂	i ₀ , i ₀ , i ₁ , i ₀
3	I ₃	i ₀ , i ₀ , i ₁ , i ₁
4	I ₄	i ₀ , i ₁ , i ₀ , i ₀
5	I ₅	i ₀ , i ₁ , i ₀ , i ₁
6	I ₆	i ₀ , i ₁ , i ₁ , i ₀
7	I ₇	i ₀ , i ₁ , i ₁ , i ₁
8	I ₈	i ₁ , i ₀ , i ₀ , i ₀
9	I ₉	i ₁ , i ₀ , i ₀ , i ₁
10	I ₁₀	i ₁ , i ₀ , i ₁ , i ₀
11	I ₁₁	i ₁ , i ₀ , i ₁ , i ₁
12	I ₁₂	i ₁ , i ₁ , i ₀ , i ₀
13	I ₁₃	i ₁ , i ₁ , i ₀ , i ₁
14	I ₁₄	i ₁ , i ₁ , i ₁ , i ₀
15	I ₁₅	i ₁ , i ₁ , i ₁ , i ₁




FIG. 2




FIG. 3

```
graph LR
    PS[PARALLEL SIGNAL 12]
    subgraph PG [PATTERN GENERATOR 120]
        C[COUNTER 120] --> E[ENCODER 125]
    end
    subgraph PI [PATTERN INSERTER 14]
        VDD[VALID DATA DISCRIMINATOR 145]
        M[Multiplexer 140]
    end
    PS --> M
    PS --> VDD
    VDD --> M
    E --> M
    M --> OUT[Output]
```

FIG. 4

The diagram illustrates a delay control circuit 34. It includes a DELAY CONTROLLER 34, a DELAY BUFFER 360, and a DELAY CONTROL 365. The DELAY CONTROLLER 34 contains a SKEW CALCULATOR 343, a REGISTER 349, and a COUNTER 346. The SKEW CALCULATOR 343 receives inputs from a series of DECODER blocks (340-1 to 340-n) and the COUNTER 346. The REGISTER 349 is connected to the SKEW CALCULATOR 343 and the DELAY BUFFER 360. The DELAY BUFFER 360 is connected to the DELAY CONTROL 365, which outputs the delayed signal.

FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10

